

08/10/00
09/04 U.S. PTO

SIEMENS Corporation

IPD-West Coast
4900 Old Ironside Drive, M/S 503
P.O. Box 59075
Santa Clara, CA 95052-9075

08-14-2000

PATENT APPLICATION
Attorney Docket No. : 00 P 7812 US

Express Mail Label No.: EL485651805US

Date of Deposit: August 10, 2000

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

THE ASSISTANT COMMISSIONER FOR PATENTS
Washington, D.C. 20231

TRANSMITTAL LETTER FOR NEW APPLICATION

Sir:

Transmitted herewith for filing is a(n) ☒ Original patent application.
☒ Utility ☐ Design ☐ Continuation-in-part application

INVENTOR(S): Daniel Wu

TITLE: APPARATUS AND METHOD FOR DATA BUFFERING

Enclosed with this transmittal (submitted in duplicate) are the following:

- ☒ 13 page specification.
☒ 4 sheets of drawings ☐ formal drawings ☒ informal drawings (one set)
☒ The Declaration and Power of Attorney ☒ signed ☐ unsigned
☒ An Assignment Transmittal and Assignment to **SIEMENS INFORMATION AND COMMUNICATION NETWORKS, INC.**
☒ Filing fee has been calculated as shown below (other than small entity):

| For | Number Filed | Number Extra | Rate | Additional Fees |
|---|--------------|--------------|------------------|-----------------|
| Total Claims | 16 - 20 | = 0 | x \$ 18 | \$ 0.00 |
| Indep. Claims | 5 - 3 | = 2 | x \$ 78 | \$156.00 |
| <input type="checkbox"/> First Presentation of a Multiple Dependent Claim | | | x \$260 | \$ 0.00 |
| | | | Basic filing Fee | \$690.00 |
| | | | Total | \$846.00 |

Please charge my Deposit Account No. 19-2179 in the amount of \$846.00. The Commissioner is hereby authorized to charge any fees that may be required, or credit any overpayment to Deposit Account No. 19-2179 pursuant to 37 CFR 1.25. A duplicate copy of this sheet is enclosed.

PLEASE MAIL CORRESPONDENCE TO:

Siemens Corporation
Attn: Elsa Keller, Legal Administrator
Intellectual Property Department
186 Wood Avenue South
Iselin, NJ 08830

Respectfully submitted,

Rosa S. Kim

Rosa S. Kim
Attorney for Applicant(s)

Reg. No.: 39,728

Date: 8-10-00

Telephone: (408) 492-4956

09/04 U.S. PTO
09/03/00
08/10/00

09/03/00-09/10/00

Expressmail Label No.: EL485651805US

Date of Deposit: August 10, 2000

Atty Docket No.: 00 P 7812 US

IN THE
UNITED STATES PATENT AND TRADEMARK OFFICE

This is a U.S. Patent Application for:

Title: APPARATUS AND METHOD FOR DATA BUFFERING

Inventor #1: Daniel Wu

Address: 15 Moon Beam Dr., Mountain View, CA 94043

Citizenship: U.S.A.

000180-60292960

APPARATUS AND METHOD FOR DATA BUFFERING

FIELD OF THE INVENTION

The present invention relates to data storage in data processing devices. More particularly, the present invention relates to methods and apparatus useful in data storage to detect and isolate data corruption due to buffer overwrites.

BACKGROUND OF THE INVENTION

There is a large body of previous work regarding buffer and memory management and techniques useful for insuring memory integrity and detecting errors.

Cyclical Redundancy Checking (CRC), checksums, storage of "magic numbers" in a data set, etc., are all known methods for attempting to detect memory corruption.

One situation in which memory corruption can occur is out-of-bounds memory overwrite. In many programming or operating system environments, it can be difficult to ensure that all machine-executed memory writes only write to memory allocated to the particular process or subroutine doing the writing. Consider a case where a physical memory is divided up into n separate buffers, B1 through B n . Oftentimes, some or all of these buffers may be stored essentially contiguously (though not necessarily in order), one after the other, in the memory space.

In some logic system environments, it is difficult to ensure that every memory write to a buffer neither exceeds the buffer size nor falls outside a particular address range. In these systems, a write to buffer B5 may cross the buffer boundary and overwrite data in an adjacent buffer (such as B3). Oftentimes, this erroneous overwrite may not be detected until a subsequent attempt to access data in the overwritten buffer. At that point, it is difficult to determine which process caused the erroneous overwrite and even the attempt to do so may involve a possibly unsuccessful complex recreation of the error condition in a lab, followed by debugging.

SUMMARY OF THE INVENTION

The present invention may be understood in the context of a buffer or memory segment system in a memory storage (such as a RAM) or recording device (such as a disk

09536209.081000

drive). While the invention is discussed in terms of buffers, the invention has applications to similar memory structures, however named.

According to specific embodiments, the invention involves one or more buffers or segments having at least three parts: an initial area (usually that contains traditional link and system information, which may be referred to as a first header), a middle area that contains the data part of the buffer and possible other buffer structures, and a final area that contains essentially the same information as the initial area (which may be referred to as a second or redundant header).

According to the invention, after the data part of the buffer is written to, the buffer is checked by comparing relevant parts of the final portion to the first portion. If this compare indicates that the final portion is different from the first portion, an overwrite error may have occurred. If the overwrite data amount was longer than the second header, one or more buffers subsequent in the address space may have been erroneously overwritten. The overwrite error is thus both detected and isolated during the operation that caused the error.

This compare according to the invention is especially important for legacy algorithms that use arithmetic pointer calculations in a loop of some kind. In various embodiments, how frequently a compare is performed can be varied in different system designs.

In a further embodiment of the invention, a buffer can be repaired. This can particularly be done when a buffer is requested from a queue manager. In such a case, a validation (such as CRC, a checksum, or any other type of data integrity validation) is performed on the first and/or last parts of the buffer, and the section validated is then copied into the corrupted section. While this repair will not correct all overwrite errors, many simpler errors can be corrected and thereby the mean time between failures (MTBF) desirably will increase.

In a specific embodiment, the first portions and final portions of buffers according to the invention normally will be identical unless an overwrite error has occurred. This will lead to simpler design. However, it will be understood to practitioners in the art from the teachings herein that what is important is that a compare of the first and last portions should indicate if an overwrite has occurred. Thus data may be encoded or formatted somewhat differently in each portion, as long as the essential data is present or can be derived to perform a compare and/or a repair.

000130.6025355

While the invention has particular applications in the field of legacy real-time embedded software systems, using the teachings provided herein, it will be understood by those of skill in the art, that the methods and/or apparatus according to the present invention can be advantageously used in other data storage situations. It also will be understood from the teachings herein that the invention can be adapted to many different memory systems and buffer structures, including structures where segments are, for example, not absolutely contiguous.

The invention will be better understood with reference to the following drawings and detailed descriptions. In different figures, similarly numbered items are intended to represent similar functions within the scope of the teachings provided herein. In some of the drawings and detailed descriptions below, the present invention is described in terms of the important independent embodiment of a multimedia message system. This should not necessarily be taken to limit the invention, which, using the teachings provided herein, can be applied to other data accessing situations.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a simple block diagram showing a logical buffer organization according to specific embodiments of the invention.

FIG. 2 is a flowchart illustrating a general method for detecting memory errors according to embodiments of the invention.

FIG. 3 is a flowchart illustrating a general method for correction of header errors according to embodiments of the invention.

FIG. 4 is a flowchart illustrating a general method for correction of header errors according to embodiments of the invention.

FIG. 5 is a simple block diagram showing a process space including buffer logic according to specific embodiments of the invention.

FIG. 6 is a diagram illustrating an example computer device that can embody aspects of the present invention.

DESCRIPTION OF SPECIFIC EMBODIMENTS

To aid understanding by the reader, the invention will be explained in the context of various specific memory system configurations as examples. FIG. 1 is a simple block diagram showing a logical buffer organization according to specific embodiments of the invention. As shown in FIG. 1, a buffer system according to specific embodiments of the

09636209-001000

invention, includes a number of buffers 110, 120 and 130. These buffers are stored in a memory space substantially contiguously, with the address of the final location of one buffer followed (either immediately or with additional space between) by the beginning of another buffer. (As will be understood to practitioners in the art, this logical memory organization may be implemented in a number of different physical organizations, using memory mapping, paging, address translation, etc.) According to the invention, each buffer includes a header portion H_1 and a redundant header portion H_2, at each end of the data portion of the buffer.

As will be understood in the art, a common overwrite error may occur when data is being written into a buffer such as 110, and the address logic performing the writing indicates an address beyond the boundary of the data portion. In some prior art system, such an overwrite would quickly corrupt data in a different buffer. However, according to the current invention, an overwrite will first overwrite the redundant header, which can then be detected as discussed herein.

FIG. 2 is a flowchart illustrating a general method for detecting memory errors according to embodiments of the invention. This general method is provided to address the situations discussed above. The method may be understood as beginning upon providing a redundant header at the end of buffers in a set of logically contiguous buffers (Step A1). After a write to a buffer, the redundant header is compared to an initial header (Step A2). If this comparison indicates a difference, an overwrite error is signaled (Step A3).

A method for repairing a damaged memory segment according to further aspects of the invention is shown in FIG. 3. This method may be understood as beginning upon determining a redundant header is different from an initial header (Step B1). At that point, one of the headers is validated, such as by checking whether a pointer is within a valid range, checking a CRC or checksum, etc. (Step B2). If validated, the validated portion may be copied over the other corrupted portion (Step B3).

An alternative method for repairing a damaged memory segment according to further aspects of the invention is shown in FIG. 4. This method may be used when the top part of a header has been invalidated by an overwrite in a different buffer. The method may be understood as beginning upon determining a redundant header is different from an initial header (Step C1). At that point, the bottom part of the buffer is validated, such as by checking whether a pointer is within a valid range, checking a CRC or

000180-6029596

It will be understood to practitioners in the art and from the teaching provided herein that the steps of this method as herein described may be performed in various system configurations and in orders somewhat different from what is specifically illustrated. It will be further understood to practitioners in the art and from the teaching provided herein that the steps of this method, in various embodiments, may be performed in different orders.

The present invention has thus far been described in terms of general methods and devices. The previous description is believed to be a full and complete description sufficient to allow an ordinary practitioner in the art to make and use the invention. It will be understood to those of skill in the art from the teachings provided herein that the described invention can be implemented in a wide variety of specific data processing system environments and logical systems (such as UNIX, Windows, Solaris, Oracle, etc.) using a wide variety of programming languages (such as SQL, Visual Basic, Pascal, C, C++, Basic, Java, etc.) and wide variety of file formats.

What follows are descriptions of example systems and methods that embody various aspects of the present invention. This following discussion is included, in part, in order to disclose particularly preferred modes presently contemplated for practicing the invention. It is intended, however, that the previous discussion and the claims not be limited by examples provided herein. It is further intended that the attached claims be read broadly in light of the teachings provided herein. Where specific examples are

described in detail, no inference should necessarily be drawn to exclude other examples known in the art or to exclude examples described or mentioned briefly from the broad description of the invention or the language of the claims. It is therefore intended that the invention not be limited except as provided in the attached claims and equivalents thereof.

Software System Example

Logic according to the present invention may be included either in operating system logic or application logic. As known in the art, this logic may be part executable code that is either stored as software, firmware, or part of the hardware logic of an information device.

In an information processing system according to the invention, the invention may be embodied as modified buffer allocation and write logic, and example of which is illustrated below. For example, buffer write logic according to the invention can be understood by the following pseudo code examples.

Example Logic Flow Buffer Writes

According to the present invention, writes to buffers may be validated as described in the example below. As will be understood to practitioners in the art from the teachings provided herein, in legacy system, it is a common practice to: first allocate a buffer from a system pool; fill in the buffer with some data (in these examples, the data is from some database); and possibly do some massaging of the data at the same time. This may be a very high priority task. After this task is complete, the buffer is then sent to another process for more detail processing. This could be a low priority task. After the processing is done, the process that did the detail processing will release the buffer back into the pool.

Example Prior Art Legacy System Write

```

Buffer_Pointer1 = Allocate_Memory
Index_Pointer1 = Buffer_Pointer1
DBentry_Pointer1 = Points to beginning of database entry 1

Loop
  Content of Index_Pointer1 = Content of DBentry_Pointer1
  Index_Pointer1 incremented to next memory location
  DBentry_Pointer1 incremented to next memory location
  Break out of loop if content of DBentry_Pointer1 is Null
endloop

Send Buffer_Pointer1 to another process

```

Example Buffer Write According to the Invention

```

Buffer_Pointer1 = Allocate_Memory()           //Pointer is returned by
                                              system function that

```

00636209-081000


```

                                provides the first
                                location of the buffer.

Index_Pointer1 = Buffer_Pointer1      // Set the index pointer
                                      to the beginning of
                                      the buffer.

DBentry_Pointer1 = Points to beginning of database entry 1

Loop

    Same as Legacy System Write above

endloop
verify_memory(Buffer_Pointer1)        //At end of write to the
                                      buffer, verify the
                                      buffer.

Send Buffer_Pointer1 to another process

```

As can be seen in the example above, in this embodiment, the system can perform a verification at the end of the loop and not at every write.

verify-memory Function Description

An example verify_memory function, according to the invention, follows:

```

if pointer in first heading is not within memory pool range(or
                                                                    otherwise not validated)
    if pointer in second heading is within memory pool range(or
                                                                    otherwise not validated)
        copy second heading to first heading;    //repair
    endif
    dump calling stack to debug area
    send errata message to appropriate process

elseif pointer in second heading is not within memory pool range(or
                                                                    otherwise not validated)
    if pointer in first heading is within memory pool range(or
                                                                    otherwise not validated)
        copy first heading to second heading;    //repair
    endif
    dump calling stack to debug area
    send errata message to appropriate process
endif

```

In the example shown above, the repair may again overwrite the data that was erroneously placed in the header area during a write operation. The intention of the repair is to make the overall buffer structure still valid, even if some of the data overwritten into the buffer is corrupted.

A system according to the invention may also perform a similar verify when a buffer is requested or returned. How a system is implemented will depend on how much real-time overhead processing a system designer wishes to add for buffer validation. An advantage to validation on buffer allocation is that the validation can potentially repair an

000120-0025290

overwrite by a legacy process or legacy logic that does not include the verification routine during the write operation. This can extend the MTBF for unrecoverable failures.

Processor Space Illustration

FIG. 5 is a simple block diagram showing a process space including buffer logic according to specific embodiments of the invention. It will be apparent to those of skill in the art from the teachings herein that many variations in the details of operation of this example lie within the scope of the invention. In this figure, a processor space 500 is shown. Buffer management logic 510 allocates buffers as needed by other processes or system functions and also manages buffers returned or released by other process. This logic, according to the invention, provides buffers with headers, as known in the art and with redundant headers at the end of the buffers in accordance with embodiments of the present invention. The buffer management logic 510 may optionally invoke the buffer verify logic 530 to verify the allocated buffer before it is given to the requested process. If the buffer is not valid, the buffer repair logic 540 can be called to attempt the repair before it is given to the buffer requesting process. If a buffer is released or returned, the buffer management logic 510 can optionally invoke the buffer verify logic 530 and if appropriate the buffer repair logic at 540. Buffer write logic 520 is invoked during a buffer write operation. This logic, which may be part of operating system memory management logic or may be part of applications logic, calls buffer verify logic 530, which performs the buffer verify and may optionally perform the header repair by invoking buffer repair logic 540. As will be understood in the art, processes in processor space 500 establish and interact with buffers in a memory space 550. An alternative representation of buffers established according to the invention is illustrated by 560.

General Computer Embodiment

FIG. 6 shows an information appliance (or digital device) 700 that may be understood as a logical apparatus that can read instructions from media 717 and/or network port 719. Apparatus 700 can thereafter use those instructions to direct server or client logic, as understood in the art, to embody aspects of the invention. One type of logical apparatus that may embody the invention is a computer system as illustrated in 700, containing CPU 707, optional input devices 709 and 711, disk drives 715 and optional monitor 705. Fixed media 717 may be used to program such a system and may represent a disk-type optical or magnetic media, magnetic tape, solid state memory, etc.. The invention may be embodied in whole or in part as software recorded on this fixed

000130.00259960

media. Communication port 719 may also be used to initially receive instructions that are used to program such a system and may represent any type of communication connection.

The invention also may be embodied in whole or in part within the circuitry of an application specific integrated circuit (ASIC) or a programmable logic device (PLD). In such a case, the invention may be embodied in a computer understandable descriptor language which may be used to create an ASIC or PLD that operates as herein described.

Other Embodiments

The invention has now been described with reference to specific embodiments. Other embodiments will be apparent to those of skill in the art. It is understood that the examples and embodiments described herein are for illustrative purposes only and that various modifications or changes in light thereof will be suggested by the teachings herein to persons skilled in the art and are to be included within the spirit and purview of this application and scope of the claims. All publications, patents, and patent applications cited herein are hereby incorporated by reference in their entirety for all purposes.

09535209.081000

1. A method for detecting memory corruption comprising:
 - performing a data write to a predefined memory segment;
 - after said write, comparing a redundant portion at the end of said segment to an initial header portion of said segment;
 - if said comparing indicates that data has been written into said redundant portion, signaling an overwrite error.
2. A method according to claim 1 wherein said signaling occurs in real-time and can detect and isolate a process causing said erroneous overwrite.
3. A method according to claim 1 wherein said initial portion includes a memory segment header and includes a pointer to a next segment in a linked list.
4. A method according to claim 1 wherein said memory segment is a buffer in a buffer system comprised of a plurality of buffers.
5. A method according to claim 1 further comprising:
 - if said comparing indicates a difference between said initial portion and said redundant portion, validating one of said portions and copying a validated portion to the location of a non-validated portion.
6. A method according to claim 1 further comprising:
 - dumping the call stack to isolate the error to the routine that caused the rewrite.
7. A method for allocating memory segments so as to provide for detecting memory corruption comprising:
 - at initial memory segment allocation, providing a redundant portion at the logical end of a memory segment, said redundant portion containing data derived from an initial header portion of said segment; and
 - providing a verify memory routine for comparing said redundant portion to said initial portion to determine if an erroneous overwrite has occurred.
8. A method for detecting and correcting memory corruption comprising:
 - upon accessing a memory segment, comparing a redundant portion at the end of said segment to an initial header portion or said segment;

if said comparing indicates a difference between said segments, determining which portion is valid; and
from said valid portion, reconstructing said invalid portion.

9. A method according to claim 8 wherein said comparing determines if said initial portion and said redundant portion are identical.
10. A method according to claim 8 wherein said determining which portion is valid comprises for each portion comparing stored data in that portion against a check sum value.
11. A method according to claim 8 wherein said determining which portion is valid comprises for each portion determining if a pointer in that portion is within a memory pool range.
12. A buffer system able to detect buffer corruption comprising:
a plurality of buffers (110, 120, 130) with logically contiguous addressing;
a least one buffer comprising an initial portion (110a) and a final portion (110b);
a detector for determining that a write has been performed on said at least one buffer;
a comparater for comparing said initial portion and said final portion after a write; and
a signaler for sending an alert when said comparater indicates an erroneous overwrite has occurred wherein said signaler can cause stack to be dumped and other debug information to be collected.
13. An information processing system comprising:
a process space (500) containing a plurality of executable logic components;
buffer allocation logic (510) able to establish a buffer structure in a memory space (550);
buffer write logic (520) able to write data to buffers; and
buffer verify logic (530) able to determine if an overwrite has occurred by comparing a header portion and an initial portion of a written to buffer.
14. The device according to claim 13 further comprising:
repair logic (540) able to repair an overwritten portion.
15. The device according to claim 13 further comprising:

000180-0026960

a buffer structure (560) comprising a series of linked memory segments arranged in a memory space.

16. An apparatus according to claim 12 wherein said apparatus is embodied into a fixed media containing logic instructions that when loaded into appropriately configured computer systems will cause the system to embody said buffer system.

000180-6029E960

APPARATUS AND METHOD FOR DATA BUFFERING

ABSTRACT OF THE DISCLOSURE

Memory segment overwrites are detected by providing a redundant header at the end of a segment and comparing a redundant header to an initial header. In specific embodiments, overwrites may be detected both after segment writes and prior to buffer reads. In further embodiments, some header overwrite errors may be corrected to increase the mean time between failure of a logic system.

000180-6028960







FIG. 1

000180-60293960






FIG. 5




FIG. 6

DECLARATION FOR PATENT APPLICATION & POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

APPARATUS AND METHOD FOR DATA BUFFERING

the specification of which (check one)

☒ is attached hereto.

☐ was filed on _____ as Application Serial No.

and was amended on _____ (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Codes, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

PRIOR FOREIGN APPLICATION(S)

Priority claimed

| (Number) | (Country) | (Day/month/year filed) | Yes | No |
|----------|-----------|------------------------|-----|----|
| (Number) | (Country) | (Day/month/year filed) | Yes | No |
| (Number) | (Country) | (Day/month/year filed) | Yes | No |

I hereby claim the benefits under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose

000180-60233950

material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

| (Application Serial No.) | (Filing date) | (Status) |
|--------------------------|---------------|------------------------------|
| | | (patented,pending,abandoned) |

| (Application Serial No.) | (Filing date) | (Status) |
|--------------------------|---------------|------------------------------|
| | | (patented,pending,abandoned) |

I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application listed below:

| (Application Serial No.) | (Filing date) | (Status) |
|--------------------------|---------------|----------|
|--------------------------|---------------|----------|

Power of Attorney: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Adel A. Ahmed, Reg. No. 29,606; Stanton C. Braden, Reg. No. 32,556; Robert T. Canavan, Reg. No. 37,592; Dexter K. Chin, Reg. No. 38,842; Joseph S. Codispoti, Reg. No. 31,819; Lawrence C. Edelman, Reg. No. 29,299; Andreas Grubert, Limited Recognition Under 37 CFR §10.9(b); Mark H. Jay, Reg. No. 27,507; Stuart P. Kaler, Reg. No. 35,913; Rosa S. Kim, Reg. No. 39,728; David W. Laub, Reg. No. 38,708; Peter A. Luccarelli, Jr., Reg. No. 29,750; Jeffrey P. Morris, Reg. No. 25,307; Pasquale Musacchio, Reg. No. 36,876; Donald B. Paschburg, Reg. No. 33,753; Erik C. Swanson, Reg. No. 40,194; Heather S. Vance, Reg. No. 39,033; Scott T. Weingaertner, Reg. No. 37,756; Robert A. Whitman, Reg. No. 36,966; and Ira Lee Zebrak, Reg. No. 31,147.

Send correspondence to:

Direct telephone calls to:

Siemens Corporation
Intellectual Property Department
186 Wood Avenue South
Iselin, N.J. 08830

Elsa Keller
Legal Administrator (732) 321-3026

I hereby declare that all statements made herein on my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the State Code and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

000180-60293960

Full name of
sole inventor:

Daniel Wu

Inventor's signature:

Daniel Wu

Date:

8/1/2000

Residence:

Mountain View, CA

Citizenship:

U.S.A.

Post Office Address:

15 Moon Beam Dr., Mountain View, CA 94043

000180-60293950